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Abstract—Due to the n-pulse commutation, the power
harmonic distortions caused by power inverters usually
concentrate on particular (nk ± m)-order harmonic fre-
quencies. The conventional repetitive control (RC) uses an
identical gain to equally compensate for the distortions
at all harmonic frequencies. This leads to slow dynamics
as it fails to optimize the convergence rate of the RC at
dominant harmonic frequencies. The selective harmonic
RC (SHRC) can efficiently suppress dominant power har-
monic distortions. However, the ratio of the sampling rate
of the SHRC to the fundamental frequency must be an
integer. This severely limits the use and lowers the per-
formance of the SHRC with a fixed sampling rate in the
presence of frequency variations of interested harmonics.
To address this problem, this paper proposes a frequency
adaptive virtual variable sampling-based SHRC (FA-VVS-
SHRC) scheme that is immune to the issue of the fractional
ratio of the sampling rate to the interested harmonics. The
proposed FA-VVS-SHRC scheme can provide flexible frac-
tional phase lead compensation to achieve accurate power
harmonic control in the presence of frequency variations.
Moreover, it is a low-cost and easy-to-implement solution
that does not require hardware modifications. Experiments
on a three-phase power inverter and comparison studies
are presented to verify its effectiveness.
Index Terms—DC/AC inverter, frequency fluctuation,
repetitive control, selective harmonics, virtual variable
sampling
I. INTRODUCTION
IN electrical power systems, harmonics caused by powerconverter commutations usually concentrate on particular
(nk ±m)-order harmonic frequencies with n being the pulse
number of the power converter, m < n, and k = 1, 2, · · · . For
instance, the harmonic frequencies of single-phase H-bridge
inverters are mainly 4k±1 times of the fundamental frequency,
while distortions of three-phase two-level inverters are typical
(6k ± 1)-order harmonics [1]–[8]. To deal with these partic-
ular harmonics, selective harmonic repetitive control (SHRC)
schemes were developed [9]. The SHRC can effectively and
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accurately compensate for harmonics and, at the same time,
maintain fast dynamics and strong robustness.
The SHRC scheme is typically implemented in digital signal
processors with a period delay unit, z−N/n, where N is the
number of sample points in one reference fundamental signal
period (N = fs/fr, fs is the sampling frequency and fr is the
reference signal frequency) [10]. For digital control systems,
the delay length N/n must be an integer, i.e., the sampling
frequency fs has to be an integral multiple of fr × n. This
requirement, however, often does not hold in practical applica-
tions due to the following reasons: (1) The sampling frequency
is not an integral multiple of fr × n. For example, a 60-Hz
reference signal with a 10-kHz sampling frequency requires
the period delay unit of z−N/n = z−27.78 to implement the
SHRC in order to compensate for the dominant harmonics
of 6-pulse converters, which is unachievable in DSPs or very
difficult to do. (2) For grid-connected applications, the grid
frequency always varies due to the power imbalance between
the generation and load demands [11]–[13]. With a fixed
sampling frequency of 10 kHz for 6-pulse converters, if the
grid frequency fluctuates from 59.5 Hz to 60.5 Hz, the delay
length N/n will correspondingly vary from 27.55 to 28.01.
The fractional delay length N/n will degrade the harmonic
suppression and deteriorate the output performance of SHRC,
as N/n is usually approximated as an integer. Moreover, the
employment of a fixed sampling frequency also leads to poor
portability of the controllers. That is, the SHRC schemes
designed for a 50-Hz system cannot universally be used in
60-Hz systems, as the control accuracy cannot be maintained.
To address this issue, variable sampling frequency schemes
provide a general and intuitive solution that can achieve a
constant integer ratio of N/n in the presence of frequency
variations [14]–[17]. However, variable sampling methods not
only require DSP’s special variable sampling programming
capacity but also need to recalculate or re-tune other digital
control parameters to maintain the system stability and ro-
bustness [18], [19]. For example, in LCL-filtered systems, the
active damping is closely related to the sampling frequency.
It, in turn, increases the system cost and complexity.
Recently, the virtual delay unit concept was developed
[16], [17], [20], which enables the virtual variable sampling
(VVS) control. As an emerging technique, the VVS has some
limitations that should be addressed. One major limitation is
its performance degradation under frequency fluctuations. To
tackle this problem, the virtual delay unit in [20] approximates
the fractional delay due to frequency variations based a linear
interpolation method, which requires heavy computation for
a large number of delays and it is only suitable for a lim-
ited range of frequency mismatches. Accordingly, this paper
extends the VVS control and proposes a frequency adap-
tive VVS-based SHRC (FA-VVS-SHRC) scheme to enable
a low-cost and flexible solution. Different from the prior-
art VVS methods, the FA-VVS-SHRC scheme accommodates
frequency fluctuations by replacing fixed sampling period
delays with virtual variable sampling period delays. By doing
so, the FA-VVS-SHRC can accurately compensate for power
harmonics distortions in the presence of a fractional ratio of
N/n due to the fundamental frequency variations and/or the
hardware limitations. It thus provides a generic and robust
solution to the fractional delay unit issue of digital RC schemes
[16], [20]. Experiments on a three-phase pulse width modu-
lation (PWM) inverter (i.e., a 6-pulse inverter) are presented
to demonstrate the effectiveness of the proposed method in
dealing with frequency fluctuations.
The remainder of this paper is organized as follows: Section
II introduces the conventional RC, the SHRC, and more im-
portantly, proposes the FA-VVS-SHRC scheme. Experimental
verification is performed on a three-phase PWM inverter, and
the results are compared with conventional control methods in
Section III. Concluding remarks are provided in Section IV.
II. FREQUENCY ADAPTIVE VVS-SHRC
A. Conventional RC
Fig. 1 illustrates the conventional RC (CRC) [21] with a
plug-in structure, in which R(z) is the periodic reference input,
Gc(z) is the feedback controller, Y (z) is the system output,
Gp(z) is the plant model, and D(z) is the disturbance. As
shown in Fig. 1, the CRC scheme is a feed-forward controller
that consists of an RC gain Kr, a low pass filter Q(z), a phase
lead filter Gf (z), and a period delay z−N . Let fr and Tr =
1/fr denote the reference fundamental frequency and period of
R(z), and fs and Ts = 1/fs be the system sampling frequency
and period, respectively. Then, the number of sampling points
in one reference signal period of R(z) is calculated as N =
fs/fr = Tr/Ts. In most existing RC designs, N must strictly
be an integer. According to Fig. 1, the transfer function of the
plug-in CRC GRC(z) is expressed as
GRC(z) =
Ur(z)
E(z)
= Kr
z−NQ(z)
1− z−NQ(z)
Gf (z) (1)
where E(z) = R(z)− Y (z) is the system tracking error.
Plug-in RC Scheme
Fig. 1: Control system with the plug-in RC scheme.
A frequency domain analysis can be applied to Eq. (1),
which shows that, when the low-pass filter Q(z) is not
considered, the CRC presents infinite magnitude gains at the
fundamental and all harmonic frequencies of the reference
signal. This means that, theoretically, the CRC can achieve
zero tracking error on the desired frequency and higher order
harmonic components to achieve zero total harmonic distortion
(THD).
B. Digital Selective Harmonic RC
As mentioned previously, the harmonics of power inverters
usually concentrate on nk±1 (k = 0, 1, 2...) order frequencies.
Based on the internal model principle, a universal selective
harmonic compensation module that includes only the internal
models of (nk±m)-order harmonics can be designed. Fig. 2
shows the selective harmonic compensation module, which is
tailored for the (nk±m)-order harmonics, will achieve perfect
compensation of the harmonics at the selective frequencies.
(            ) SHRC
Fig. 2: Digital selective harmonic RC scheme.
The transfer function of the SHRC is given as
GSHRC(z) = Kr
cos(2πm/n)z−N/n − z−2N/n
1− 2 cos(2πm/n)z−N/n + z−2N/n
(2)
where n,m ∈ N, n > m ≥ 0. Since GSHRC(z) has
infinite magnitudes at (nk ± m)-order frequencies, it can
achieve zero tracking error at these harmonic frequencies, as
aforementioned. More importantly, the design shown in Fig.
2 provides a flexible realization of the SHRC for different
inverter topologies. For example, let n = 1 and m = 0, it
is the CRC scheme, and let n = 4 and m = 1, it becomes
an odd-order harmonic RC scheme for single-phase inverters
[9]. More can be easily constructed by paralleling the SHRC
modules.
C. Frequency Adaptation of SHRC
Similarly, the SHRC scheme requires the ratio of N/n =
Tr/Ts/n be an integer such that the internal models in
the SHRC controller can well match the power harmon-
ics. However, when the sampling period Ts does not meet
the requirement and/or the reference signal’s period Tr has
fluctuations, the sampling points between two cycles of the
reference signal will not be in the same phase. This means
that the internal models in the RC mismatch the signals of
interest. To further explain this issue, Fig. 3 illustrates the
scenario when the reference signal’s period Tr fluctuates under
a constant sampling period of nTs. As observed in Fig. 3,
when the reference signal’s period deviates from Tr to T̃r,
the sampling points in the period of T̃r are not in the same
phase with those in the period of Tr. This phase mismatch will
severely degrade the RC’s performance, including the SHRC,
and even lead to system instability. Hence, it is necessary to
develop frequency adaptive schemes to ensure the harmonic
compensation performance.
Fig. 3: Illustration of the performance degradation of the
RC schemes with a constant sampling period nTs when the
reference signal frequency Tr varies.
D. Virtual Variable Sampling
To avoid the phase mismatch of sampling points under fre-
quency fluctuation, the frequency adaptive RC requires a fixed
sampling point number in one reference period under a varying
reference frequency. When the reference period changes, the
sampling period is adjusted accordingly to maintain the fixed
sampling number, as illustrated in Fig. 4. That is, the variable
sampling period T̃r should meet the following requirement:
T̃s = T̃r/(n ·N) (3)
where T̃r is the variable reference signal period, n is the ratio
from selective (nk±m)-order harmonics, and N is the number
of sampling points in the RC.
The variable sampling period can be achieved by hardware
modification. However, there are some limitations: 1), it re-
quires particular DSP processing capacity that will increase the
hardware cost; and 2), the hardware variable sampling period
affects not only the RC scheme itself but also the conventional
feedback controller Gc(z), as aforementioned. The variable
sampling period also needs to consider the influence on the
stability of the conventional control loop.
Fig. 4: Adaptive sampling period under Tr fluctuation.
These limitations can be overcome by the VVS technique,
which employs fixed sampling period delays to approximate
a variable sampling period delay in the control system. Fig. 5
exemplifies a 3-sampling-point VVS, which is based on the
three sampling points at the time instants of −Ts, −2Ts,
and −3Ts, and the approximation range is between −Ts
and −3Ts. By constructing a polynomial through the three
sampling points, the approximation can be calculated through
this polynomial. One way to make such an approximation
is the Lagrange interpolation method, with which the n-
sampling-point approximation equation can be generalized as
z̃−1 =
h∑
i=1
aiz
−i,with ai =
h∏
j=1,j 6=i
T̃s − jTs
iT − jTs
(4)
where z̃−1 denotes a virtual sampling delay, T̃s is the corre-
sponding virtual variable sampling period, ai is the Lagrange
polynomial coefficients, and h is the approximation order, i.e.,
how many points are used in the approximation.
Fig. 5: Example of a variable sampling period approximation
with 3 sampling points.
Clearly, a higher order approximation provides better ac-
curacy and a wider range, while it also brings more compu-
tational burden. In this paper, the approximation order h is
selected as 3, which ensures that the virtual variable sampling
period T̃s is able to be well approximated by the fixed
sampling periods from Ts to 3Ts. In the z-domain, this can
be expressed as
z̃−1 = a1z
−1 + a2z
−2 + a3z
−3, (5)
in which a1 =
(T̃s−2Ts)(T̃s−3Ts)
2T 2s
, a2 =
(T̃s−Ts)(T̃s−3Ts)
−T 2s
, and
a3 =
(T̃s−Ts)(T̃s−2Ts)
2T 2s
.
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Fig. 6: Magnitude of the variable sampling period delay when
the variable sampling period changes from Ts to 3Ts.
To demonstrate the feasibility of this approximation, Fig. 6
shows the magnitude of a virtual variable delay unit z̃−1 using
the 3-order Lagrange approximation when the VVS adaptive
sampling period T̃s changes from Ts to 3Ts under the sampling
frequency of 10 kHz. From Eq. (4), the VVS adaptive delay
unit z̃−1 = z−1, z−2, or z−3, when the virtual sampling
period T̃s = Ts, 2Ts, or 3Ts, as shown in Fig. 6. There is no
approximation error obviously when T̃s = Ts, 2Ts, or 3Ts. The
virtual variable delay unit performs as a low pass filter below
the Nyquist frequency. For the low-frequency signal from 0 to
500 Hz, the virtual variable delay unit can approximate a real
variable delay with an accuracy of above 99.97%, as observed
in Fig. 6.
E. Frequency Adaptive VVS-SHRC
The virtual variable sampling approximation makes the
SHRC frequency-adaptive. First, a proper constant sampling
number N in one period is selected. Assuming that the refer-
ence period T̃r fluctuates within the range [Tr min, Tr max],
and the virtual variable sampling period T̃ has the range
between T and 3T , the constant sampling number N can be
chosen as
Tr max
3nT
< N <
Tr min
nT
(6)
Normally, the constant sampling number N is chosen to be
an integer near the middle of the range in Eq. (6) to allow the
largest frequency adjustable range. With N being selected, the
virtual variable sampling period T̃s is set based on Eq. (3).
When the period T̃r of the reference signal varies, the virtual
variable sampling period T̃s adjusts accordingly to determine
the virtual variable delay unit z̃. It is worth mentioning that the
virtual variable delay unit is also flexible to realize fractional
order phase lead compensation [8].
Frequency-Adaptive VVS-SHRC
Fig. 7: Block diagram of the proposed FA-VVS-SHRC.
Replacing the fixed delay z−1 with the virtual variable delay
z̃−1, the transfer function of the FA-VVS-SHRC shown in Fig.
7 can be obtained as
GFA−V V S−SHRC(z̃) = Kr
[cos( 2πmn )z̃
−Nn − z̃−2Nn ]Gf (z̃)
1− 2 cos( 2πmn )z̃
−Nn + z̃−
N
n
(7)
which does not require any hardware modifications, as afore-
mentioned
III. EXPERIMENTS ON THREE-PHASE PWM INVERTERS
A. System modeling and state feedback controller
Fig. 8 shows a (6k ± 1)-order FA-VVS-SHRC controlled
three-phase programmable PWM inverter, where En is the DC
bus voltage, and L and C form a three-phase LC filter. The
performance of the AC source is tested under a linear resistor
load of R and a nonlinear rectifier load with diodes, capacitor
Cr, and resistor Rr. The output voltage Vab, Vbc, and Vca, and
inductor current ILa, ILb, and ILc are two states for a state
feedback controller (SFC).
Fig. 8: Plug-in (6k±1)-order FA-VVS-SHRC controlled PWM
inverter system.
The state space representation of the three-phase PWM
inverter with the linear load in Fig. 8 is given as
1 0 −1 0 0 0
−1 1 0 0 0 0
0 −1 1 0 0 0
0 0 0 1 −1 0
0 0 0 0 1 −1
0 0 0 −1 0 1


v̇ab
v̇bc
v̇ca
i̇La
i̇Lb
i̇Lc

=

−1
2RC
0 1
2RC
1
C
0 0
1
2RC
−1
2RC
0 0 1
C
0
0 1
2RC
−1
2RC
0 0 1
C−1
L
0 0 0 0 0
0 −1
L
0 0 0 0
0 0 −1
L
0 0 0


vab
vbc
vca
iLa
iLb
iLc

+

0 0 0
0 0 0
0 0 0
1
L
0 0
0 1
L
0
0 0 1
L

VABVBC
VCA

(8)
where VAB , VBC and VCA are the PWM voltages with values
of either En or −En, and R,C,L are the load resistor, filter
capacitor, and filter inductor of each phase [21].
When three-phase loads are balanced, Eq. (8) can be trans-
formed into the αβ-stationary reference frame [21] as
v̇α
˙iα
v̇β
˙iβ
 =

−1
3RC
1
3C
0 0
−1
L
0 0 0
0 0 −1
3RC
1
3C
0 0 −1
L
0

vαiαvβ
iβ
+

0 0
En
L
0
0 0
0 En
L
[uαuβ
]
(9)
where state variables vα, vβ , iα, and iβ are the output voltages
and the inductor currents in the αβ-reference frame. The
vector [uα uβ ]T is the corresponding control vector. Eq. (9)
can be treated as two independent systems with the same state
space as [22][
v(k + 1)
i(k + 1)
]
=
[
ϕ11 ϕ12
ϕ21 ϕ22
] [
v(k)
i(k)
]
+
[
g1
g2
]
u(k) (10)
in which v = vα or vβ , i = iα or iβ , u = uα or uβ , and the co-
efficients ϕ11 = 1−Ts/(3RC)+T 2s /(18R2C2)−T 2s /(6LC),
ϕ12 = Ts/(3C)−T 2s /(18RC2), ϕ21 = −Ts/L+T 2s /(6RLC),
ϕ22 = 1− T 2s /(6LC), g1 = EnT 2s /(6LC), g2 = EnTs/L.
Fig. 9: Experimental platform of the three-phase inverter.
The SFC has the form of
u = −k1v(k)− k2i(k) + gvref (k) (11)
where k1, k2 and g are the SFC parameters, vref is the
reference sinusoidal voltage. With the SFC in Eq. (11), the
transfer function can be rewritten as
G(z) =
m1z +m2
z2 + p1z + p2
(12)
with p1 = −(ϕ22 − g2k2) − (ϕ11 − g1k1), p2 = (ϕ11 −
g1k1)(ϕ22 − g2k2) − (ϕ12 − g1k2)(ϕ21 − g2k1), m1 = g1k,
m2 = g2k − g1k(ϕ22 − g2k2) [22]. The above SFC is then
implemented in an experimental setup.
TABLE I: System Parameters.
Parameter Value Parameter Value
DC voltage, En 400 V Inductor, L 3 mH
Capacitor, C 10 µF PWM frequency 10 kHz
Sampling frequency, fs 10 kHz Linear load, R 200 Ω
Rectifier capacitor Cr 60 µF Rectifier inductor Lr 3 mH
Rectifier resistance Rr 200 Ω
Fig. 9 shows the experimental platform. The SFC and RC
schemes are designed in MATLAB Simulink, which are then
loaded and implemented on a dSPACE DS1103 control board
to control the PWM IGBT three-phase inverter. Table I lists
the system parameters. Referring to Eq. (12) and Table I, the
system transfer function is obtained as
G(z) =
0.5971z + 0.0058
z2 − 0.8116z
(13)
which indicates that the SFC system has poles at 0 and 0.81,
implying that the system is stable. With only the feedback
controller, there is a severe phase lag and the output waveform
shows high distortions under both linear and rectifier load
conditions, as shown in Fig. 10. Due to the structure of the
6-pulse commutation, the major distortion components appear
at frequencies of 6k ± 1 times of the fundamental frequency,
as observed in the harmonic analysis in Fig. 10 (the bottom
ones).
Fig. 11 shows the Bode plots of the SFC and SFC with
an RC. As the RC with a low pass filter provides identical
compensation on all harmonics, there will be certain impact
around crossover frequencies. This impact will limit the RC
gain design range.
(a)
(b)
Fig. 10: Steady-state of the three-phase inverter with the SFC
under (a) the linear load and (b) the nonlinear load.
Fig. 11: Bode plot of the state feedback control with a
repetitive control.
B. (6k ± 1)-order FA-VVS-SHRC
With the reference signal frequency fr = 60 Hz (Tr = 1/60
s) and the sampling frequency fs = 10 kHz (Ts = 0.1 ms), the
delay length N is selected as 84, which is an integer multiple
of n = 6. The adaptive delay unit is obtained from Eq. (4) as
z̃−1 = 0.0081z−1 + 0.9997z−2 − 0.0078z−3 (14)
The next step is to choose the RC gain Kr and to build the
linear phase-lead filter Gf (z̃). In this case, Kr is selected as
0.5 to achieve fast dynamics after applying the (6k±1)-order
FA-VVS-SHRC. Note that Gf (z̃) will be used to compensate
for not only the phase lag of the system model but also the
unmodeled delays in the system. The phase lead of Gf (z̃)
is designed following the analysis in [23], by measuring the
actual system phase lag. The final phase lead is selected as
Gf (z̃) = z̃
2.2 ≈ −0.048z̃1 + 0.864z̃2 + 0.216z̃3 − 0.032z̃4
(15)
C. Experimental validation
1) Transient responses: Fig. 12 shows the transient re-
sponse and tracking error when the proposed (6k ± 1)-order
FA-VVS-SHRC is applied to (a) the linear load and (b) the
rectifier load, referring to Fig. 8. When the system operates
with only the SFC, the peak tracking error is about 40 V
due to the severe phase lag and magnitude error. After the
(6k ± 1)-order FA-VVS-SHRC is put into use, the tracking
error converges effectively and becomes stable within about
5-6 cycles or 0.1-0.12 seconds, as shown in Fig. 12.
(a)
(b)
Fig. 12: Transient response of the three-phase inverter with
the FA-VVS-SHRC (a) the linear load, (b) the nonlinear load.
2) Steady-state responses: Figs. 13 and 14 compare the
steady-state performance of the three-phase (6k ± 1)-order
SHRC without and with the frequency adaptive scheme under
(a) the linear load and (b) the rectifier load. Comparing with
the SFC performance in Fig. 10, the major distortion that
locates at (6k ± 1)-order harmonics have been eliminated
with the SHRC. However, Fig. 13 shows that the SHRC
cannot achieve an accurate steady tracking because of the
inaccuracy of the delay length of N/n. This is addressed by
the precise phase compensation offered by the proposed virtual
variable sampling approximation, as presented in Fig. 14. It is
observed in Fig. 14 shows that the (6k ± 1)-order FA-VVS-
SHRC provides the most accurate voltage tracking and the
least distortion.
TABLE II: Steady State Performance Comparison at 60Hz.
SFC SHRC FA-VVS-SHRC
Linear
Load
RMSE 23.77 V 5.43 V 2.59 V
THD 2.34% 3.22% 1 %
Rectifier
Load
RMSE 26.62 V 5.94 V 3.27 V
THD 6.17% 4.11% 2.02 %
The PWM inverter steady-state performance is further as-
sessed quantitatively by the root mean square tracking error
(RMSE) and THD. Table II summarizes and compares the
steady-state performance of the SFC, the conventional SHRC,
and the FA-VVS-SHRC. The conventional SHRC under the
linear and the rectifier loads yields the tracking errors of 5.43
V and 5.94 V, and the THD of 3.22% and 4.11%, respectively.
With the FA-VVS-SHRC, the tracking errors have 52.3%
and 44.9% improvement over that of the conventional SHRC
under the linear and the rectifier loads, and the THD improve-
ment is 68.9% and 50.9%, respectively.
(a)
(b)
Fig. 13: Steady-state of the three-phase inverter with the
conventional SHRC (a) the linear load, (b) the rectifier load.
(a)
(b)
Fig. 14: Steady-state of three-phase inverter with the FA-VVS-
SHRC (a) the linear load, (b) the rectifier load.
(a)
(b)
Fig. 15: Sudden load change (linear load and no load) with
the proposed FA-VVS-SHRC.
(a)
(b)
Fig. 16: Sudden load change (rectifier load and no load) with
the proposed FA-VVS-SHRC.
3) Sudden load change responses: To further demonstrate
the effectiveness of the FA-VVS-SHRC, Figs. 15 and 16
show the performance of the three-phase inverter under a load
sudden change. The output voltage recovers to the steady state
with limited tracking errors after several cycles fluctuation.
The robustness of the proposed FA-VVS-SHRC is then veri-
fied based on the experimental tests.
Fig. 17: Conventional SHRC under a linear load with fre-
quency fluctuation (60 Hz to 61 Hz).
4) Frequency change responses: Figs. 17 and 18 show the
transient response comparison of the conventional SHRC and
the FA-VVS-SHRC when the reference frequency fluctuates.
When the reference frequency changes from 60 Hz to 61 Hz,
the FA-VVS-SHRC achieves 1.02 % THD and 2.63 V RMS
tracking error after a certain transient process. On the contrary,
the RMS tracking error and the THD of the conventional
SHRC are 6.80 V and 3.11 % when it reaches the steady
state. Table III summarizes the results, which show that the
proposed FA-VVS-SHRC can accommodate the disturbance
from frequency fluctuations.
Fig. 18: FA-VVS-SHRC under a linear load with frequency
fluctuation (60 Hz to 61 Hz).
TABLE III: Steady State Performance Comparison at 61 Hz.
SHRC FA-VVS-SHRC
RMSE 6.80 V 2.63V
THD 3.11% 1.02 %
IV. CONCLUSION
A frequency adaptive virtual variable sampling-based se-
lective harmonic repetitive control (FA-VVS-SHRC) scheme
is proposed in this paper to provide a tailor-made solution to
compensate for harmonics produced by power inverters. The
proposed FA-VVS-SHRC scheme offers a generic solution to
the selective harmonic RC with high control accuracy guar-
anteeing strong robustness, enabling flexible fractional phase
lead compensation, and being feasible for implementation
in the presence of the fractional ratio of the sampling fre-
quency to the fundamental reference frequency or time-varying
reference frequency. Experiments on a three-phase power
inverter under different load conditions, frequency fluctuations,
sudden load changes have demonstrated the effectiveness of
the proposed solution. The proposed FA-VVS-SHRC method
can also be applied to other RCs and fractional phase delay
compensation.
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